Abstract-A mixed level device and circuit simulation has been performed to analyze DX trap-induced slow transient effects on the performance degradation of AlGaAs/GaAs HEMT circuits. The variation of the output pulsewidth and the hysteretic characteristics of the input-output voltage transfer function in DCFL HEMT inverters have been simulated. In the model, a DX trap rate equation is calculated in the AlGaAs layer. The self-consistent Schrodinger and Poisson equations are solved numerically at each cross section of a device. A two-region Grebene-Ghandhi model is employed to derive the I-V characteristics. Connections between individual HEMT devices in simulated circuits are treated as nodes of circuit equations. In the simulation, all of the device equations and the circuit equations are iteratively solved until a self-consistent solution is achieved. Our simulation confirms that the output pulse broadening and narrowing effects in a string cascaded DCFL HEMT inverters are a consequence of the inverter voltage transfer function shift caused by deep traps.
I. INTRODUCTION ECAUSE of their potential for ultra-high-speed LSI
B applications, Al,Ga, -, As/GaAs high electron mobility transistors (HEMT's) have received considerable interest. Fully functional 4K SRAM and 16 X 16 multiplier circuits have been successfully demonstrated [ 11, [2] . However, there has been increasing concern that deep traps in the Si-doped Al,Ga, -,As layer, commonly known as DX centers, may play a crucial role in the performance degradation of HEMT devices and circuits. The major detrimental effects include low-temperature current collapse [ 3 ] , low-frequency noise [4] , device threshold voltage shifts [ 5 ] , [6] , and remarkable slow current transients when a device is subject to a gate or a drain voltage pulse [6] - [8] . Recently, it has been reported that the trapinduced transient effects may result in a significant variation of the output pulsewidth in a string of direct-coupled FET logic (DCFL) inverters [9] , [lo] . In some cases, complete disappearance of output pulses is observed. Such phenomena impose a severe limitation on full utilization of the performance advantage of the HEMT technology Manuscript received August 14. 1990: revised January 1 I . 199 I . This work was supported by the National Science Council under contract NSC7Y-0423-E009-05. The review o f this paper ~a 5 arranged by Associate Editor
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in high-precision analog and certain digital circuits. It is therefore of obvious importance to investigate the origin of these effects and to quantify them. In this paper, we intend to develop a numerical model to explore the correlation of the DX trapping mechanism and electron transport physics with the anomalous circuit behavior in HEMT inverters. A mixed-mode device and circuit simulation in this respect provides a better understanding of fundamental physical problems than the SPICE simulation with an analytical model. Using this approach, we simulate the hysteretic characeristics of the input-output voltage transfer function in a DCFL HEMT inverter caused by the DX traps. The pulsewidth broadening and narrowing effects related to the hysteretic loop is explained. The dependence of the logic threshold voltage shift in a HEMT inverter on the input pulse frequency and duty cycle is also evaluated.
PHYSICAL MODEL A N D NUMERICAL TECHNIQUE

A. DX Trup Rute Equation
In our mixed level simulation, a DX trap rate equation taking into account shallow donor states is included in the device model
where Ncld is the concentration of the DX centers, ti, is the electron concentration in the shallow donor states, and I?,. is the electron concentration in the conduction band. c,, and e,, are expressed as follows: and where m* is the electron mass, k is the Boltzmann constant, T is temperature, U,! is the electron capture cross section, g, is the degeneracy factor for the DX traps, N , is the effective density of states of the conduction band. 
B. Current-Voltage Model
In order to derive the I-Vcharacteristics of the devices, the quanitization effects of the two-dimensional electron gas (2DEG) in the GaAs quantum well are calculated to obtain an accurate description of the charge modulation by the gate bias. A self-consistent conduction band-edge profile and the 2DEG wave functions are solved from the mutually coupled Poisson and Schrodinger equations in our model. The Schrodinger equation for the wave function $, ( y) in the i th subband is and
where 2ah is the Planck constant, e; is the ith eigenenergy, Vh ( y) is the heterojunction conduction-band discontinuity, c)( y) is the electrostatic potential, and Vex( y) is the local exchange-correlation potential [ 141 which represents the effect of the quantum-mechanical many-body exchange interaction between electrons. n is defined as the channel direction and y is defined as the direction perpendicular to the channel. In our quantization calculations. (2) is solved for the lowest five eigenstates. The wave functions solved from (2) are used to calculate the spatial distribution of electrons n( y) in the one-dimensional Poisson equation, i.e., by the device bias history. The Schrodinger and Poisson equations are then calculated self-consistently. It should be emphasized that they are both time-and x-direction dependent. In other words, we need to solve (2) and (4) to generate the relationship between the channel electron contribution and the gate-to-channel potential at each cross section of a device and at each time step. An assumption of a constant quasi-Fermi level in the perpendicular direction is adopted to deduce bulk electron concentrations in the conduction band and in the shallow donor states in the AlGaAs layer. These values are used in (4) and also in the DX rate equation again at the next time step. In the calculation of the drain current, a simple two-region Grebene-Ghandhi model [ 151 is utilized to manifest the slow transient effects. The detail of the computation method has been described elsewhere [ 1 13, [ 161. A constant mobility of 8500 cm2/V s is assumed in the quasi-linear region which is treated by the gradual channel approximation. A saturation velocity o f 2 x io7 c m / s is adopted to partially account for the velocity overshoot effect in the velocity saturation region. Iterations are required at each time step to achieve a self-consistent I-V result .
C. Circuit Simulation
The analysis of the DX trap-induced slow transient effects of a DCFL HEMT inverter is complicated. While the driving FET exhibits a gate pulse transient in switching, the load FET suffers from a drain pulse transient. The overall transient response in HEMT inverters depends on the mutual interaction of the gate transient and the drain transient. The mixed-mode feature of this approach enables us to correlate the fundamental physical effects with circuit behavior directly. In our calculation, the device equations and the circuit equations are grouped separately. The device equations have been formulated in Sections 11-A and 11-B. In the circuit analysis, connections between individual HEMT devices are treated as nodes of circuit equations which are governed by the Kirchhoff current and voltage laws. In the simulation, the device equations and the circuit equations are iteratively solved until all of them are satisfied.
At the beginning of the circuit analysis, a steady-state simulation is usually performed to obtain the DX trap condition in each FET. During the transient simulation, the solution from a previous time step is used as the initial condition. persists over -10 ,us, which is related to the electron capture time of the DX traps. The mechanism of the current overshoot at the rising edge of the gate pulse has been discussed in [6] and [ 1 11. The magnitude of the overshoot current in terms of the percentage of the steady-state current is plotted in Fig. 2 as a function of aluminum composition. The overshoot percentage depends on many factors such as bias voltages, device structure parameters, and so on. In the present simulation, a maximum value of about 25% at an aluminum composition of 0.25 is obtained. In addition, our simulation reveals that a higher aluminum composition in the AlGaAs layer does not necessarily lead to a higher steady-state current level due to partial neutralization of the DX traps. The influence of the DX trapping effect on the device threshold voltage shift is studied. Fig. 3 illustrates the temporal variation of the change modulation relationship in the E-FET as a positive gate pulse is applied at t = 0. The gate voltage is pulsed from 0.15 to 0.75 V and the drain bias is 0 V . The dashed line in the figure represents a dc result. Here, "dc" means that the DX traps are always in thermal equilibrium. A time-dependent device threshold-voltage shift is observed. The dc curve intersects the t = 30 ,us line at about 0.75 V. In the calculation of the dc result, the DX traps occupation is derived using the Fermi-Dirac statistics. In the transient curves, the DX traps condition is evaluated from (1). Fig. 4 . In contrast, we observe a current undershoot at a profound singificance for circuit performance. As a matter of fact, the shift of the VTC is directly responsible for I I broadening effect in a single inverter stage. In practice, the voltage levels of the pulses should be determined by the intersections of the static VTC and its folded curve. With such voltage levels, the pulse broadening effect may still appear in a sufficiently long chain of inverters under certain conditions [9] , [ 101. However, the simulation of a long inverter chain using the mixed-mode approach is CPU time prohibitive. According to the VTCs in Fig.  7(a) , an input voltage of 0.45 V should yield a low output level for to I t I t l and a high output level for tl 5 t. Fig. 7(b) plots the input and the output voltage wave- forms. The first two output pulses are apparently merged. For a comparison, we also plot the output voltage without the DX trap effect (dotted curve) in the figure. To verify the above explanation, we perform a simulation in a twostage inverter chain. The input pulse has a period of 0.24 ps and 50% duty cycle. In some cases, the pulse narrowing effect in a HEMT inverter chain also occurs. For example, we choose a low state voltage of 0.15 V and a high state voltage of 0.48 V. The pulsewidth is 20 ,us. The circuit initial condition is the same as previously described. The simulated output waveform after two cascaded inverters is drawn in Fig. 9 . The reduction of the output pulsewidth by 40% is obtained. The output waveform exhibits undershoots at t = -16 ps (very slightly) and at t = 20 ,us, which have the same physical origin as the feature observed in Fig. 5 .
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Some factors affecting the hysteretic characteristics of the VTC in a DCFL inverter are examined. Fig. 10 shows the logic threshold voltage shift as a function of the pulse frequency. The circuit initial condition and the bias voltages are the same as in Fig. 5 . The pulse duty cycle is 5 0 % . At high frequencies ( < 10' Hz). the hysteretic characteristics disappear since electron capture and emission mechanisms cannot catch up with the input signal. Likewise, aluminum composition in HEMT devices has a strong influence on the hysteretic Characteristics. The lowfrequency threshold-voltage shift as a function of aluminum composition x is plotted in Fig. 1 1 . Although the logic threshold voltage shift can be minimized by adjusting various device parameters and circuit operating conditions, an essential approach is to choose x 5 0.2 in HEMT circuits for the immunity from the DX traps effect.
IV. CONCLUSION
The DX trap-induced slow transient effects in HEMT devices and circuits have been analyzed using a mixed mode simulation. The gate transient and the drain transient in discrete devices have been quantitatively studied. In DCFL HEMT inverten, we conclude that the observed pulsewidth variation is attributed to the shift of the voltage transfer function. The DX traps have an adverse impact on the aplication of the HEMT technology. The extent of the influence varies with device structure parameters and circuit operation conditions. We have shown that the reduction of the aluminum composition below 0.2 can greatly reduce the DX trap-induced performance degradation in HEMT devices and circuits.
